



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/609,387 07/01/2003		07/01/2003	Jing-Rung Wang	MR3003-47	9382	
4586	7590	08/09/2006		EXAMINER		
	•	EIN & LEE NTER DRIVE-SUITI	BRITT, CY	BRITT, CYNTHIA H		
ELLICOTT			ART UNIT	PAPER NUMBER		
	,		2138 DATE MAILED: 08/09/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	No.	Applicant(s)					
	Office Action Cumment	10/609,387		WANG, JING-RUNG					
	Office Action Summary	Examiner		Art Unit					
		Cynthia Brit		2138					
Period fo	The MAILING DATE of this communication app or Reply	ears on the	cover sheet with the co	orrespondence ad	Idress				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).									
Status									
1)	Responsive to communication(s) filed on 16 Ma	lav 2006.							
_	This action is FINAL . 2b)⊠ This action is non-final.								
′	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
,—	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims									
4)🖂	Claim(s) 1-12 is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
_	Claim(s) is/are allowed.								
6)🖂	Claim(s) 1-12 is/are rejected.								
7)	Claim(s) is/are objected to.								
_	Claim(s) are subject to restriction and/or election requirement.								
Applicati	on Papers				·				
9) 🗆 '	The specification is objected to by the Examine	er.							
	_		or b) ☐ obiected to b	v the Examiner.					
	10)⊠ The drawing(s) filed on <u>01 July 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.05(a).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority under 35 U.S.C. § 119									
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:									
	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No								
	3. Copies of the certified copies of the priority documents have been received in this National Stage								
	application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.									
Attachment(s)									
1) Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) A) Interview Summary (PTO-413) Paper No(s)/Mail Date									
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) 5) Notice of Informal Patent Application (PTO-152)									
Paper No(s)/Mail Date 6) Uther:									

Art Unit: 2138

DETAILED ACTION

Claims 1-12 are pending and presented for examination.

Response to Arguments

Applicant's arguments with respect to claims 1-12 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1-12 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The claimed "pre-designated configuration space settings" found within claim 1 (in lines 1, 2, 4, and 12), is not clearly defined in the specification. It is unclear to the examiner where this terminology is found within the specification. It is improper to bring in new matter to the claims after the original filing of the application.

As claims 2-12 are dependent on claim 1, these dependent claims inherit the 35 U.S.C. 112, first paragraph issues of the independent claim.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

Art Unit: 2138

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-12 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Based on the claim language "...testing pre-designated configuration space settings..." (lines 1-2), and "...a configuration space setting test process..." (lines 5-6), and "... executing said configuration space setting test process to test said configuration space..."it is unclear to the examiner whether the applicant is attempting to claim testing the *memory space* allotted to store the configuration settings or if the applicant is claiming testing of the actual configuration settings. Clarification is required in order to properly examine the case in view of the prior art.

As claims 2-12 are dependent on claim 1, these dependent claims inherit the 35 U.S.C. 112, second paragraph issues of the independent claim.

Conclusion

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent No. 6,825,682 Kantz et al.

Art Unit: 2138

This patent teaches a test configuration for the functional testing of a semiconductor chip. The semiconductor chip, which can be subjected to a functional test for the purpose of checking the functionality of the semiconductor chip, is disposed on a support material. The semiconductor chip contains a self-test unit for generating test information and for carrying out the functional test. An energy source serves for providing an electrical energy supply from energy that is fed in contactlessly. The energy source is disposed on the support material and is connected to the semiconductor chip for the purpose of providing an energy supply on the semiconductor chip. The test configuration makes it possible to carry out a contactless functional test and to reduce the test costs by virtue of high parallelism during the functional test of a plurality of semiconductor chips.

U.S. Patent No. 6,158,000 Collins

This patent teaches a multiprocessor computer system with a BIOS that allows parallel execution of system initialization tasks by at least two processors to reduce system boot-up time. At power-on, one of the processors is designated as a bootstrap processor and the remaining processors are designates as application processors. The processors are coupled to a shared memory module by a shared processor bus. The bootstrap processor is configured to instruct the application processor to test and initialize memory locations in the shared memory module while the bootstrap processor proceeds with other system initialization tasks which may include determining the system configuration, initializing peripheral devices, testing the keyboard, and setting up the BIOS data

Art Unit: 2138

area with configuration information. After completing its tasks, the bootstrap processor determines whether the application processor has completed the memory test, and if so, the bootstrap processor proceeds to locate and execute an operating system. It is expected that testing and initializing memory in parallel with other system initialization tasks will advantageously reduce system boot-up time in multiprocessor systems having large memories.

U.S. Patent No. 6,931,575 Smith et al.

This patent teaches that subsequent to computer system 100 booting, detecting devices in a hardware configuration, or performing tests on devices in a hardware configuration, control module 190 causes another test configuration to be set up. This next test configuration includes a different set of devices from the previous test configuration, although one or more devices may be the same in both configurations. After causing the next test configuration to be selected, control module 190 causes computer system 100 to be powered down or reset using a signal 192b. When computer system 100 powers down, computer system 100 may automatically power up after a predefined time period or may receive a wake-up signal in response to the completion of a configuration change. In response to being powered up or being reset, computer system 100 reboots using a BIOS or system firmware. Computer system 100 then repeats the detection functions and/or tests as described above for this hardware configuration. After computer system 100 completes any tests on this hardware configuration, control module 190 may cause additional hardware configurations to be selected and tested. Control module 190 may select hardware

configurations from a list of hardware configurations to be tested. The list may be altered or changed by a manufacturer of computer system 100 to include or not include particular hardware configurations

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cynthia Britt whose telephone number is 571-272-3815. The examiner can normally be reached on Monday - Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 571-272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Cynthia Britt
Primary Examiner
Art Unit 2138